ETR05081-001

60V 300mA Synchronous Step-Down DC/DC Converters

■ GENERAL DESCRIPTION

The XC9702 series is 60V bootstrap synchronous step-down DC/DC converter with built-in Nch-Nch driver FETs.

The XC9702 series has operating voltage range of 4.5V~60.0V, the output voltage can be set from 2.5V to 12.0V. It can support 300mA as an output current with high-efficiency and stable voltage.

The switching frequency is 1.0MHz, and the operation mode can be selected between PWM control and PWM/PFM control with the MODE pin. When PWM control is operated, the frequency is constant regardless of the load, so noise countermeasures are easy. PWM/PFM control can achieve high efficiency from light loads to heavy loads.

The same part number can be used for multiple power supply lines because the set value of the output voltage can be changed using an external resistor.

It is possible to externally adjust the soft-start time longer than the internal soft-start using an external resistor and capacitor connected to EN/SS pin.

In addition, the power good function monitors the state of the output voltage. The soft start external adjustment function and power good function make it easy to configure the power supply sequence.

Built-in protection functions include current limit, over voltage protection, thermal shutdown and Lx short protection for safety operation.

■APPLICATIONS

24V Battery Systems

Industrial Automation

Industrial Sensors

Security Systems

- Home Appliances / Power Tools
- 4~20mA Current Loop
- High-Voltage LDO Replacement
- General-Purpose Power-circuit / Point-of-load

■FEATURES

Input Voltage Range 4.5V ~ 60.0V

Output Voltage Range : $2.5V \sim 12.0V$ FB Voltage : $0.75V\pm1.5\%$ Maximum Output Current : 300mA

Oscillation Frequency : 1.0MHz

Control Methods : PWM control (MODE="H")

PWM/PFM control (MODE="L")

Protection Functions : Current Limit (Foldback)

Output Over Voltage Protection

Thermal Shutdown Lx short protection

(Absolute Max 66.0V)

Functions : Power Good

Soft-start (external adjustment)


Output Capacitor : Ceramic Capacitor

Operating ambient temperature : $-40 \sim 125$ °C/ Tjmax=150°C PKG : USP-10B (2.6 x 2.9 x 0.6mm)


HSOP-8N (6.2 x 5.2 x 1.7mm)

Environmentally Friendly : EU RoHS Compliant, Pb Free


■TYPICAL APPLICATION CIRCUIT



■TYPICAL PERFORMANCE CHARACTERISTICS



■BLOCK DIAGRAM



^{*} Diodes inside the circuit are ESD protection diodes and parasitic diode.

■PRODUCT CLASSIFICATION


Ordering Information

XC9702123456-7(*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
1)	Туре	Α	-
23	FB Voltage	75	0.75V
4	Oscillation Frequency	С	1.0MHz
\$\tilde{6}-\tilde{7}(*1)	Packages (Order Unit)	DR-G	USP-10B (3,000pcs/Reel)
		RR-G	HSOP-8N (1,000pcs/Reel)

^(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully EU RoHS compliant.

■PIN CONFIGURATION



■PIN ASSIGNMENT

PIN NU	JMBER	DININIANE	FUNCTIONS	
USP-10B	HSOP-8N	PIN NAME		
1	1	Lx	Switching	
2	2	BST	Boot Strap	
3	3	VL	Local Regulator	
4	4	PG	Power Good Output	
5	5	FB	Output Voltage Sense	
6	-	AGND	Analog Ground	
7	6	MODE	Operation Mode Select	
8	7	Vin	Power Input	
9	8	EN/SS	Enable / Soft-Start	
10	-	PGND	Power Ground	
-	9	GND	Ground	
11	-	EP	Exposed thermal pad. The Exposed pad is recommended to be connected to GND (Pin6,10)	

■FUNCTION CHART

PIN NAME	SIGNAL	STATUS
	Н	Active
EN/SS	L	Stand-by
	OPEN	Stand-by
	Н	PWM
MODE	L	PWM/PFM Auto
	OPEN	PWM/PFM Auto

PIN NAME	CONDITION		SIGNAL
		Vfb > Vpgdet	H (High impedance)
		Vfb ≦ Vpgdet	L (Low impedance)
	EN/SS = H	Over Voltage Protection	H (High impedance)
PG		Thermal Shutdown	L (Low impedance)
		UVLO	Undefined State
		(VIN < VUVLOD)	Gridoliniod State
	EN/SS = L	Stand-by	L (Low impedance)

■ ABSOLUTE MAXIMUM RATINGS

Ta=25℃

PARAMETER		SYMBOL	RATINGS	UNITS
V _{IN} Pin \	/oltage	V _{IN}	-0.3 ~ 66.0	V
EN/SS Pin	ı Voltage	V _{EN/SS}	-0.3 ~ 66.0	V
FB Pin \	/oltage	V _{FB}	-0.3 ~ 6.5	V
VL Pin V	/oltage	V _V L	-0.3 ~ V _{IN} + 0.3 or 6.5	V
VL Pin C	VL Pin Current		10	mA
MODE Pin	ı Voltage	V _{MODE}	-0.3 ~ 6.5	V
PG Pin \	/oltage	V_{PG}	-0.3 ~ 6.5	V
PG Pin (Current	I _{PG}	2	mA
BST Pin	Voltage	V _{BST}	-0.3 ~ V _{LX} + 6.5	V
Lx Pin V	′oltage	V _L X	$-0.3 \sim V_{IN} + 0.3 \text{ or } 66.0 \text{ (*1)}$	V
Dower Dissipation	USP-10B(DAF)	D4	1500 (JESD51-7 Board) ^(*2)	m)\/
Power Dissipation	HSOP-8N	Pd	3125 (JESD51-7 Board) (*2)	mW
Junction Te	mperature	Tj	-40 ~ 150	$^{\circ}$ C
Storage Ter	mperature	Tstg	-55 ~ 150	$^{\circ}\!\mathbb{C}$

All voltages are described based on the GND (AGND, PGND) pin.

 $^{^{(^{\}star}1)}\text{The}$ maximum value should be either $V_{\text{IN}}\text{+}0.3V$ or 66.0V in the lowest.

^(*2) The power dissipation figure shown above is based upon PCB mounted and it is for reference only. Please refer to PACKAGING INFORMATION for the mounting condition.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Output Voltage Setting Range	Voutset	2.5	-	12.0	V
Input Voltage	V _{IN}	4.5	-	60.0	V
Output Current	Іоит	0	-	300	mA
EN/SS Voltage	V _{EN/SS}	0.0	-	60.0	V
VL Pin Current	I _{VL}	Do not connect to external load			-
MODE Pin Voltage	V _{MODE}	0.0	-	6.0	V
PG Pull-up Voltage	V_{PG}	0.0	-	6.0	V
PG Pull-up Resistor	R _{PG}	5	200	-	kΩ
Operating Ambient Temperature	Topr	-40	-	125	$^{\circ}$ C

GND(AGND, PGND) are standard voltage for all the voltage.

■ELECTRICAL CHARACTERISTICS

Ta=25°C

						Ta=25°C		
PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUIT
Operating Input Voltage Range	V _{IN}			4.5	-	60.0	V	-
Setting Output Voltage Range	V _{OUTSET}			2.5	-	12.0	V	-
FB Voltage	V_{FB}	V _{FB} =0.768V→0.732V V _{FB} when Lx pin oscillates		0.739	0.750	0.761	V	1
Local Regulator Output	V _{VL}	I _{VL} =0.1mA, V _{FB} =0.785V		4.75	5.00	5.25	V	2
Voltage UVLO Detect Voltage	Vuvlod	V _{IN} =4.5V→3.3V, V _{EN/SS} =5V, V		3.515	3.700	_	V	1
UVLO Release Voltage	Vuvlor	V _{IN} voltage when Lx pin hold V _{IN} =3.3V→4.5V, V _{EN/SS} =5V, V	_{FB} =0.675V	_	4.000	4.200	V	①
Quiescent Current PFM	I _{q PFM}	V _{IN} voltage when Lx pin changes fro V _{FB} =0.785V, V _{LX} =0V, V _{MODE} =0		_	12	27	μA	1
Quiescent Current PWM	I _{q_PWM}	V_{FB} =0.785V, V_{LX} =0V, V_{MODE} =5		_	450	620	μA	(1)
Stand-by Current	I _{STB}	V _{EN/SS} =V _{FB} =V _{LX} =0V, V _{MODE} =0\		_	0.8	2.0	μA	①
Oscillation Frequency	fosc	V _{FB} =0.675V	<u>, </u>	0.90	1.00	1.10	MHz	(1)
Maximum Duty Cycle	D _{MAX}	V _{FB} =0.675V		85	90	-	%	1)
Minimum Duty Cycle	D _{MIN}	V _{FB} =0.785V		-	-	0	%	1
Lx "H" SW On Resistance	R _{LXH}	I _{I X} =100mA		_	900	1150	mΩ	-
Lx "L" SW On Resistance	R _{LXL}	I _{LX} =100mA			490	1100	mΩ	_
LX L SW OII Resistance	NLXL		nonto	<u>-</u>	490	<u>-</u>	11152	_
PFM Switch Current	I _{PFM}	I _{OUT} =1mA, V _{IN} =12V	Connection to external components, I _{OUT} =1mA, V _{IN} =12V		165	-	mA	3
Low side Current Limit	I _{LIML}	V _{FB} =0.75V	V _{FB} =0.75V		500	575	mA	-
Internal Soft-Start Time	t _{ss1}	V _{FB} =0.675V	V _{FB} =0.675V		2.0	4.0	ms	1
External Soft-Start Time	t _{ss2}	V _{FB} =0.675V, R _{ss} =390kΩ, C _{ss} =	V_{FB} =0.675V, R_{ss} =390k Ω , C_{ss} =0.47 μ F		9.4	-	ms	4
FB Voltage Temperature Characteristics	ΔV _{FB} / (ΔT _{OPR*} V _{FB})	-40≦T _{opr} ≦125°C		-	±100	-	ppm/°C	1
Over Voltage Protection	Vovp	V _{FB} =0.75V→0.9V, Lx pin voltage holding "L" level		0.804	0.829	0.854)	V	-
PG Detect Voltage	V _{PGDET}	V_{FB} =0.75V \rightarrow 0.6V, R_{PG} =200kΩ V_{FB} when PG pin voltage chan level to "L" level.		0.630	0.667	0.704	V	(5)
PG Output Voltage	V_{PG}	V _{FB} =0.675V, I _{PG} =1mA		-	0.05	0.3	V	6
		V _{FB} =0.675V, V _{EN/SS} which Lx	Ta=25°C	2.5	-	60.0		
EN "H" Voltage	VENH	pin oscillates	Ta=-40~125°C	2.5(*2)	-	60.0	V	1
		V _{FB} =0.675V, V _{EN/SS} which Lx	Ta=25°C	GND	_	0.4		
EN "L" Voltage	V _{ENL}	pin voltage holding "L" level	Ta=-40~125°C	GND	_	0.4(*2)	V	1
EN "H" Current	I _{ENH}	V _{IN} =V _{EN/SS} =60V	1	-	0.06	0.15	μA	7
EN "L" Current	I _{ENL}	V _{IN} =60V, V _{EN/SS} =0V			0.00	0.13	μA	7)
Thermal Shutdown	ILINL	-114 00 4, 4 114/03 04			0.0	V.1	μ, ,	<i></i>
Temperature	T _{TSD}	Junction Temperature		-	160	-	°C	-
Hysteresis Width	T _{HYS}	Junction Temperature			25		°C	-
MODE "H" Voltage	V _{MODEH}	Operation MODE Ta=25°C "PWM/PEM Auto" to "PWM" To= 40, 425°C		1.2 1.5 ^(*2)	-	6.0 6.0	V	3
MODE "L" Voltage	VMODEL	"PWM/PFM Auto" to "PWM" Ta=-40~125°C Operation MODE Ta=25°C		GND	-	0.45	V	3
		"PWM" to "PWM/PFM Auto" Ta=-40~125°C		GND	-	0.3(*2)		
MODE "H" Current	I _{MODEH}	V _{MODE} =5V		-	2.5	5.5	μA	7
MODE "L" Current	I _{MODEL}	V _{MODE} =0V		-	0.0	0.1	μA	7
FB "H" Current	I _{FBH}	V _{IN} =V _{EN/SS} =60V, V _{FB} =1V		-	0.0	0.1	μA	7
FB "L" Current	I _{FBL}	$V_{IN}=V_{EN/SS}=60V$, $V_{FB}=0V$		-	0.0	0.1	μA	7

Test Condition: Unless otherwise stated, V_{IN} =24V, $V_{EN/SS}$ =24V


 $Connected \ to \ external \ components: \ L=22\mu H, \ R_{FB1}=680k\Omega, \ R_{FB2}=120k\Omega, \ C_{FB}=15pF, \ C_{L}=44\mu F, \ C_{IN}=4.7\mu F, \ C_{VL}=1\mu F, \ C_{BST}=0.1\mu F, \ C_{RST}=0.1\mu F, \ C_{RS$

^{*1:} Current limit denotes the level of detection at bottom of coil current.


^{*2:} Design value.

TEST CIRCUITS


TEST CIRCUIT①




TEST CIRCUIT②



TEST CIRCUIT®




TEST CIRCUIT 4




■TEST CIRCUITS


TEST CIRCUIT®




TEST CIRCUIT®



TEST CIRCUIT 7



■TYPICAL APPLICATION CIRCUIT / PARTS SELECTION GUIDE



	CONDITIONS	MANUFACTURER	PRODUCT NUMBER	VALUE	SIZE(L×W×T)
		TDK	VLS252012CX-220M-1		2.5×2.0×1.2mm
		TDK	VLS4020CX-220M-H		4.0×4.0×2.0mm
	2.51/51/2000000000000000000000000000000000	Taiyo Yuden	LBXHF4040WKT220MNR	22	4.0×4.0×2.0mm
	2.5V≦Voutset≦6.0V	Würth Elektronik	74404042220	22µH	4.0×4.0×1.8mm
		Coilcraft	XGL4040-223		4.0×4.0×4.1mm
		TDK	CLF5030NIT-220M-D		5.3×5.0×3.0mm
L L		Würth Elektronik	74438335330		3.0×3.0×1.5mm
		TDK	VLS4020CX-330M-H		4.0×4.0×2.0mm
	6.0V < Voutset ≤ 12.0V	Taiyo Yuden	LBXND4040TKL330MDG		4.0×4.0×1.8mm
	0.0V < VOUISEI ≦ 12.0V	Würth Elektronik	74404042330	33µH	4.0×4.0×1.8mm
		Coilcraft	XGL5050-333		5.28×5.48×5.1mm
		TDK	CLF5030NIT-330M-D		5.3×5.0×3.0mm

	CONDITIONS	MANUFACTURER	PRODUCT NUMBER	VALUE	SIZE(L×W×T)
C		TDK	C3225X7S2A475K200AB	4.7μF/100V	3.2×2.5×2.2mm
CIN	-	Murata	GCM32DC72A475KE02L	4.7μF/100V	3.2×2.5×2.2mm
	2.5V≤Voutset≤6.0V	TDK	C2012X6S1C226M125AC	22μF/16V x 2	2.0×1.25×1.45mm
CL		Murata	GRM21BD71A226ME44L	22μF/10V x 2	2.0×1.25×1.45mm
	6.0V <voutset≦12.0v< td=""><td>TDK</td><td>C2012X7S1E106KT</td><td>10μF/25V x 3</td><td>2.0×1.25×1.50mm</td></voutset≦12.0v<>	TDK	C2012X7S1E106KT	10μF/25V x 3	2.0×1.25×1.50mm
C _{BST}		TDK	C1005X7R1E104K050BB	0.1μF	1.0×0.5×0.55mm
CBST	•	Murata	GCM155R71H104KE02D	0.1μF	1.0×0.5×0.55mm
CvL		TDK	C1608X7R1E105K080AB	1.0µF	1.6×0.8×0.9mm
CVL	-	Murata	GCM188R71E105KA64D	1.0µF	1.6×0.8×0.9mm

	CONDITION	VALUE	
	MODE="L" or OPEN	L=22µH	10Ω
R _{BST}	(PWM/PFM control)	L=33µH	22Ω
	MODE="H" (PWM control)	-	0Ω ~ 22Ω

■TYPICAL APPLICATION CIRCUIT / PARTS SELECTION GUIDE

(*1) Some ceramic capacitors have an effective capacitance that is significantly lower than the nominal value due to the applied DC bias and ambient temperature. For the input / output capacitance of this IC, use an appropriate ceramic capacitor according to the DC bias usage conditions (ambient temperature, input / output voltage) so that the effective capacitance value is equal to or higher than the recommended component.

(*2) If using a large-capacity capacitor such as an electrolytic capacitor or tantalum capacitor as the input capacitance, place a low ESR ceramic capacitor in parallel. If a ceramic capacitor is not placed, high-frequency voltage fluctuations will increase, and the IC may malfunction.

(*3) RC snubber circuit must be added to Lx pin if an external signal is applied to MODE pin and operation mode is switched between PWM and PWM/PFM control. Please refer to operational explanation of MODE switching function for more details.

■TYPICAL APPLICATION CIRCUIT / PARTS SELECTION GUIDE

<Output voltage setting Value>

The output voltage can be set by adding an external dividing resistor.

The output voltage (V_{OUTSET}) is determined by the equation below based on the values of R_{FB1} and R_{FB2}.

$$V_{OUTSET}$$
 = V_{FB} × $(R_{FB1}+R_{FB2})$ / R_{FB2}
However, R_{FB2} \leq 250kΩ and $R_{FB1}+R_{FB2}$ \leq 2MΩ

If the IC does not operate normally due to external noise, etc., noise resistance performance can be improved by using a combination of R_{FB1} and R_{FB2} smaller than the above conditional expression.

< CFB setting>

The value of the speed-up capacitor C_{FB} is optimized by adjusting with the following equation.

The optimum value of fzfb does not change regardless of the capacitance value of the output capacitor.

$$C_{\rm FB} = \frac{1}{2\pi \times f_{\rm zfb} \times R_{\rm FB1}}$$

$$f_{\rm zfb} = 16 \rm kHz$$

[Calculation Example]

When the output voltage is set to 5.0V, R_{FB1} =680k Ω , R_{FB2} =120k Ω , V_{OUTSET} =0.75V×(680k Ω +120k Ω) / 120k Ω = 5.0V. Since the target is f_{zfb} =16kHz, C_{FB} = 1/(2× π ×16kHz×680k Ω) =14.64pF from the above equation, which is 15pF for the E24 series.

PWM/PFM control(MODE="L" or OPEN): Typical Examples


Voutset	R _{FB1}	R _{FB2}	Сғв	f _{zfb}
2.5V	560kΩ	240kΩ	18pF	15.8kHz
3.3V	680kΩ	200kΩ	15pF	15.6kHz
5.0V	680kΩ	120kΩ	15pF	15.6kHz
6.0V	910kΩ	130kΩ	12pF	14.6kHz
12.0V	1800kΩ	120kΩ	6pF	14.7kHz

PWM control(MODE="H"): Typical Examples

Voutset	R _{FB1}	R _{FB2}	Сғв	f _{zfb}
2.5V	56kΩ	24kΩ	180pF	15.8kHz
3.3V	68kΩ	20kΩ	150pF	15.6kHz
5.0V	68kΩ	12kΩ	150pF	15.6kHz
6.0V	91kΩ	13kΩ	120pF	14.6kHz
12.0V	180kΩ	12kΩ	56pF	15.8kHz

■OPERATIONAL EXPLANATION

The control method of this IC is a current mode control method compatible with low ESR ceramic capacitors.



<Internal power supply (Local Reg)>

This IC has a built-in regulator as an internal power supply for supplying voltage to the internal circuit.

The output of the regulator is output to the VL pin, and the VL pin voltage becomes V_{VL} (TYP. 5.0V). However, when the V_{IN} pin voltage becomes lower than V_{VL} , the regulator output voltage will drop.

Even when EN/SS="L", internal regulator operates and voltage is supplied to the internal circuit.

In addition to the internal circuit, the regulator supplies voltage to the BST pin via a backflow prevention switch.

The internal regulator has an output short circuit protection function.


When the VL pin is shorted during regulator operation, or when the regulator is started with the VL pin already shorted, the output current of the regulator is controlled to prevent overcurrent from flowing. If the output short is released during regulator operation, it will automatically recover.

Note that using the VL pin voltage for purposes other than this IC is prohibited.

<Boot Strap>

This IC uses an Nch FET as the High side driver FET and has a built-in bootstrap circuit for generating its gate voltage.

During the on-time of the low-side driver FET (Lx $\stackrel{.}{=}$ 0V), an external capacitor C_{BST} is charged by the internal power supply. The BST pin voltage is used as the power supply voltage for the high-side buffer circuit. Due to the external capacitor C_{BST} , the BST pin voltage is maintained at "Lx + V_{VL} (TYP. 5.0V)" even during the off-time of the low-side driver FET. It is possible to supply the gate voltage necessary for driving the high-side driver FET.



■ OPERATIONAL EXPLANATION

<Normal operation>

The error amplifier compares the internal reference voltage Vref divided by resistance with FB pin voltage. And the control signal obtained by adding phase compensation to the output of the error amplifier is input to the PWM comparator to determine the switching ON time during PWM control.

The PWM comparator compares the above control signal with the ramp wave, and outputs a switching pulse with a controlled duty width from the Lx pin. The output voltage is stabilized by performing these controls continuously.

The current sense circuit monitors the current of the driver FET for each switching operation and modulates the output signal of the error amplifier as a multiple feedback signal (current feedback circuit). This enables a stable feedback control even using a low ESR capacitor such as a ceramic capacitor.

PWM control (MODE="H")

During MODE='H', the system operates in forced PWM mode.

Due to operating at a constant frequency f_{OSC} (TYP. 1.0MHz) regardless of the output current, it becomes easy to filter switching noise.


In addition, when the FB pin voltage keeps higher than V_{FB} , the switching operation stops (turns off the High-side/Low-side driver), and it stops until the FB pin voltage drops.

PWM/PFM automatic switching control (MODE="L" or "OPEN")


When MODE="L" or OPEN, it operates in PWM/PFM automatic switching mode.

PWM/PFM automatic switching control reduces the switching frequency at light load by turning on the High side driver FET until the coil current reaches the PFM current I_{PFM} (TYP. 165mA).


This operation reduces loss at light loads and achieves high efficiency from light loads to heavy loads. When the output current increases, the switching frequency increases in proportion to the output current. When the switching frequency reaches fosc, PFM control is switched to PWM control, and the switching frequency is fixed.




PWM control: operation example of light loads



PWM control: operation example of heavy loads



PWM/PFM control : operation example of light loads



PWM/PFM control: operation example of heavy loads

■OPERATIONAL EXPLANATION

<EN Function / Start Mode · Soft-start Function>

The state of the IC can be switched by applying voltage to the EN/SS pin.

PIN NAME	SIGNAL	STATUS
	Н	Active
EN/SS	L	Stand-by
	OPEN	Stand-by

EN/SS="L" or "OPEN": Stand-by mode

When the EN/SS pin voltage is "L" or "OPEN", the IC enters the stand-by mode, and the current consumption is reduced to the stand-by current I_{STB} (TYP. $0.8\mu A$). In the stand-by mode, no signal is output to the Lx pin and the output voltage does not rise. In addition, various protection functions stop operating.

The internal regulator operates even in the stand-by state, but the output voltage of the regulator is lower than the active state voltage V_{VL} (TYP. 5.0V).

EN/SS="H": Active mode


When the EN/SS pin voltage is "H", the IC becomes active. When the IC becomes active, it enters start-up mode and increases the output voltage to the set output voltage.

In start-up mode, a soft-start function is provided to gently raise the output voltage to suppress inrush current at start-up. The soft-start time can be adjusted by externally mounting a capacitor and resistor on the EN/SS pin.

During the start-up mode, the device operates in the same way as in normal operation, except that the reference voltage increases linearly.

(a) Internal soft-start time (no external RC)

When the EN/SS pin voltage rises steeply, the output voltage rises with an internally set soft-start time of t_{ss1} (TYP. 2.0ms) and shifts to normal mode.



(b) Soft-start time external adjustment (with external RC)

The soft-start time can be adjusted by externally mounting a capacitor and resistor on the EN/SS pin.


The externally set soft-start time (t_{SS2}) is determined by the following formula, depending on the EN/SS pin voltage ($V_{EN/SS}$), Rss, and Css values.

$$t_{\rm ss2} = C_{\rm ss} \times R_{\rm ss} \times \ln \frac{V_{\rm EN/SS}}{V_{\rm EN/SS} - 1.2 \rm V}$$

For example, When the soft-start time at $C_{SS} = 0.47 \mu F$, $R_{SS} = 390 k\Omega$, $V_{EN/SS} = 24 V$, The result is as follows.

$$t_{\rm ss2} = 0.47 \times 10^{-6} \times 390 \times 10^{3} \times \ln \frac{24}{24 - 1.2} = 9.4 \,\mathrm{ms}$$

However, it cannot start faster than the internally setting soft-start time t_{ss1}.



^{*} Definition of soft-start time: Time from V_{EN/SS} start-up until output voltage reaches 90% of set output voltage.

■ OPERATIONAL EXPLANATION

<Current Limit>

The current limit circuit of this IC detects the current flowing through the driver FET connected to Lx and equivalently monitors the coil current. The current limit function operates when overcurrent is detected. The current limiting function includes a high side current limiting function and a low side current limiting function. The current limit state continues until the overcurrent state is released, and the output voltage automatically recovers when the overcurrent state is released.

A current fold-back circuit is used for the current limit function.

In a current fold-back circuit, the output voltage drops, and the current limit is hold down when the FB voltage drops. This operation results in a narrowing of the output current when the output voltage drops.

High side Current Limit


The High side current limit function detects when the coil current exceeds the High side current limit value I_{LIMH} (TYP. 600mA) and turns off the High side driver FET. In other words, it controls the coil current peak so that it does not exceed I_{LIMH}. However, if the input voltage is high, the coil current peak value may exceed I_{LIMH} due to the operation delay of the internal circuit.

Low side Current Limit

The Low side current limit function turns on the Low side driver FET until the coil current becomes less than the Low side current limit value I_{LIML} (TYP. 500mA). In other words, it controls the bottom of the coil current below I_{LIML} .

The current limit function also operates during start-up mode.

During start-up mode, the output voltage is lower than the set output voltage, the current limit value is reduced, which speeds up overcurrent detection. If an output capacitance with a higher effective capacitance value than the recommended component is used, the start-up will take place while the current limit function is operating, and the start-up time may be much longer than the soft-start time.



■OPERATIONAL EXPLANATION

<Thermal Shutdown>

The junction temperature is monitored to protect the IC from thermal destruction.

When the junction temperature reaches the thermal shutdown detection temperature T_{TSD} (TYP. 160°C), the thermal shutdown activated, the High side driver FET and Low side driver FET are turned off. When the junction temperature drops to the thermal shutdown release temperature T_{TSD} - T_{HYS} (TYP. 135°C) by stopping the current supply, the output voltage is turned on by the start-up mode, and then normal operation starts.

The internal regulator operates even during thermal shutdown, and the output voltage V_{VL} (TYP. 5.0V) is output to the VL pin.

<UVLO>

This function monitors the internal power supply of the IC and prevents false pulse output from the Lx pin due to unstable operation when the internal power supply is low. As the IC's internal power supply drops as the V_{IN} pin voltage drops, the UVLO function operates when the V_{IN} pin voltage drops.

When the V_{IN} pin voltage falls below V_{UVLOD} (TYP. 3.7V), the UVLO function operates, and forcibly turns off the driver FETs. When the V_{IN} pin voltage rises above V_{UVLOR} (TYP. 4.0V), the UVLO function is released, and the output voltage rises according to the start-up mode.

During UVLO operation, the internal regulator is still operating, and its output voltage approximately matches the V_{IN} pin voltage. However, if the V_{IN} pin voltage is so low that the regulator or the reference voltage Vref cannot operate, the regulator output voltage will be less than the V_{IN} pin voltage.

<Over Voltage Protection>

An output overvoltage protection function is built in to suppress output voltage overshoots after completion of start-up or transient response. When the FB pin voltage rises above V_{FB} x 1.105 (TYP.), the output overvoltage protection function operates and forcibly turns off the High side driver FET.

In forced PWM control (MODE="H"), the Low side driver FET is turned on immediately after the output overvoltage protection function operates and remains this state until the next cycle.

In PWM/PFM automatic switching control (MODE="L" or OPEN), the driver FET is turned off by the output overvoltage protection function. When the output voltage drops to the set value due to the output current, switching operation resumes.

<Negative Current Limit>

If the MODE pin voltage is switched to "H" during PFM operation (MODE="L" or "OPEN" and light load), the reverse current of the coil current temporarily increases when the switching to PWM control. This reverse current is limited -350mA(TYP.) by the negative current limit function.

When the negative current limiting function operates, the Low side driver FET is turned off and remains in that state until the next cycle. During this time, the reverse current flows into the power supply connected to the V_{IN} pin through the parasitic diode of the High side driver FET.

Immediately after switching to PWM control, the output voltage drops due to the reverse current. When the drop in the FB pin voltage is transmitted to the error amplifier, the reverse current decreases and the output voltage quickly rises to the set output voltage V_{OUTSET}, after which normal operation begins.

<Lx Short Protection>

If the Lx pin is shorted to GND during normal operation, the Lx short protection function will operate.

The Lx short protection function turns off the driver FET to prevent IC breakdown due to overcurrent.

After the Lx short protection function operates, the output voltage rises in start-up mode, but if the Lx pin remains short to GND, the output voltage does not rise because the Lx short protection function is operated again during start-up mode.

If the IC is started up with the Lx pin short to GND, the Lx short protection function also operates and the output voltage does not rise.

■ OPERATIONAL EXPLANATION

<Power Good>

Functions for monitoring the status of outputs and ICs.

CONDITIONS		SIGNAL
	V _{FB} >V _{PGDET}	H (High impedance)
	V _{FB} ≦V _{PGDET}	L (Low impedance)
EN/SS=H	Over Voltage Protection	H (High impedance)
	Thermal Shutdown	L (Low impedance)
	UVLO (VIN <vuvlod)< td=""><td>Undefined State</td></vuvlod)<>	Undefined State
EN/SS=L or OPEN	Stand-by	L (Low impedance)

Since the PG pin is an Nch open-drain output, connect a pull-up resistor (approx. $200k\Omega$) to the PG pin. When the power good function is not used, connect the PG pin to GND or leave it open.


A delay time of $600\mu s$ (TYP.) is provided from the moment, the FB pin voltage drops below V_{PGDET} to PG="L". If the FB pin voltage returns to a voltage higher than V_{PGDET} during the delay time, PG remains "H". This prevents PG="L" due to output undershoot during transient response. In addition, there is no intentional delay for PG="L" due to the operation of the protection function or transition to the stand-by state.

<MODE switching function>

The operation mode can be selected from PWM and PWM/PFM control according to the voltage applied to the MODE pin. If operation mode is not switched during normal operation, circuit design and constants are required to follow typical application circuit / parts selection guide.

If operation mode is switched during normal operation between PWM and PWM/PFM control, RC snubber circuit must be added to Lx pin instead of typical application circuit.

PIN NAME	SIGNAL	STATUS	R _{BST}	RC Snubber
	Н	PWM	0Ω ~ 22Ω	-
MODE	L or OPEN	PWM/PFM Auto	L=22μH : 10Ω L=33μH : 22Ω	-
	H ⇔ L	PWM ⇔ PWM/PFM Auto	0Ω	R _{SNB} : 1.0Ω C _{SNB} : 47pF




Recommended circuit in use of MODE switching during normal operation.


■NOTES ON USE

1) For the phenomenon of temporal and transitional voltage decrease or voltage increase, the IC may be damaged or deteriorated if IC is used beyond the absolute MAX. specifications. Also, if used under out of the recommended operating range, the IC may not operate normally or may cause deterioration.

If a voltage exceeding the absolute maximum voltage is applied to this IC due to chattering by mechanical switches or surge voltage from external sources, take measures using protective elements such as TVS and protective circuits.



Under conditions where the input voltage is lower than the output voltage, an overcurrent may flow through the parasitic diode inside the IC and exceed the absolute maximum rating of the Lx pin. If the impedance between V_{IN} and GND is low and current is drawn into the input side, take measures such as adding an SBD between V_{OUT} and V_{IN} .




- 2) Spike noise and ripple voltage arise in a switching regulator as with a DC/DC converter. These are greatly influenced by external component selection, such as the coil inductance, capacitance values, and board layout of external components. Once the design has been completed, verification with actual components should be done.
- 3) The DC/DC converter performance is greatly influenced by not only the ICs' characteristics, but also by those of the external components. Care must be taken when selecting the external components. Especially for capacitor, particular attention should be paid to DC bias characteristics, temperature characteristics, etc. to ensure that they have an effective capacitance equal to or greater than that of the recommended components under actual operating conditions.

■NOTES ON USE

4) Stable operating range


When used in PWM control (MODE="H"), oscillation operation may become unstable at a high step-down ratio (high-side driver FET on-time is short). This IC is capable of stable step-down from V_{IN} =60V to V_{OUT} =3.3V (minimum stable on-time is 55ns).


However, in the load region where the coil current flows backward ($I_{OUT}\sim100$ mA), the operating stability decreases, and the oscillation operation may become unstable at high step-down ratios exceeding $V_{IN}=36V$ to $V_{OUT}=3.3V$ (minimum stable on-time is 91.6ns).



Based on the above minimum stable on-time, the stable operating range is as follows.

Voutset-Vin Stable operating range





However, please note the following points when using in areas A to C within the stable operating range.

- (A) If used in this range, the transient response may deteriorate significantly.
- (B) In this range, the operating stability may deteriorate in the load region (I_{OUT}~100mA) where the coil current flows backward.
- (C) When used in this range, it may not switch to PWM operation at maximum output current.

Also, if it is used out of the stable operating range, the following operations may occur, and the IC may not operate normally.

Operation within the stable operating range

- (a) Under conditions with a high step-down ratio, abnormal sinusoidal oscillation or pulse skipping may occur.
- (b) Under conditions with a low step-down ratio, operation at Maximum Duty Cycle may cause the output voltage to drop below the set output voltage.

■NOTES ON USE

- 5) When using in PWM control (MODE="H") and the output voltage setting value exceeds 6.0V, the minimum stable on-time in the load range (Iout~100mA) where the coil current flows backwards may be worse than the above only under high temperature conditions. Please use it after confirming it with the actual machine.
- 6) When using the PWM/PFM automatic switching control (MODE="L" or OPEN), the ripple voltage may increase around the switching from PFM operation to PWM operation. Please use it after confirming it with the actual machine.
- 7) Supply a stable input voltage to the V_{IN} pin with sufficiently reduced AC impedance due to the bypass capacitor to operate the IC normally. If the input voltage fluctuates momentarily, take countermeasures such as increasing the input capacitance.
- 8) Torex places an importance on improving our products and their reliability. We request that users incorporate fail safe designs and post aging protection treatment when using Torex products in their systems.
- 9) Instructions of pattern layouts.

Especially noted in the pattern layout are as follows.

Please refer to the reference pattern layout on the next page.

- (a) Wire the large current line using thick, short connecting traces.
 This makes it possible to reduce the wire impedance, which is expected to reduce noise and improve heat dissipation.
 If the wire impedance of the large current line is large, it may cause noise, or the IC cannot operate normally.
- (b) Place the input capacitance C_{IN}, output capacitance C_L, inductor L and IC which the large current flows on the same surface. If they are placed on both sides, a large current will flow through Via, which has high impedance, it may cause noise and the IC may not operate normally.
- (c) Please mount each external component as close to the IC as possible.


 Especially place the input capacitance C_{IN} near the IC and connect it with as low impedance as possible.

 If the input capacity C_{IN} and IC are too far apart, it may cause noise, or the IC may not operate normally.
- (d) The FB line connected to the FB pin is extremely sensitive to noise, so connect it with the shortest possible wire. If the FB line is long, the IC may not operate normally due to switching noise and external noise.
 - If the IC does not operate normally due to external noise, etc., please review the board layout or adjust the value of FB resistance to low.
 - If the FB resistance value is lowered, the efficiency during PFM operation may decrease. Please use it after confirming it with the actual machine

<Pattern layout>

USP-10B


Layer 1




0

Layer 2


Layer 3







HSOP-8N


Layer 1





Layer 3






(1) Efficiency vs. Output Current


V_{OUTSET}=3.3V

 $L = 22\mu H (CLF5030NIT-220M-D) \\ C_{IN} = 4.7\mu F (GCM32DC72A475KE02L) \\ C_{L} = 44\mu F (GRM21BD71A226ME44L \times 2)$



V_{OUTSET}=5.0V


 $L = 22\mu H(CLF5030NIT-220M-D)$ $C_{IN} = 4.7\mu F(GCM32DC72A475KE02L)$ $C_{L} = 44\mu F(GRM21BD71A226ME44L \times 2)$




(2) Output Voltage vs. Output Current

V_{OUTSET}=3.3V

 $L = 22\mu H(CLF5030NIT-220M-D) \\ C_{IN} = 4.7\mu F(GCM32DC72A475KE02L) \\ C_{L} = 44\mu F(GRM21BD71A226ME44L \times 2)$




V_{OUTSET}=5.0V



(3) Ripple Voltage vs. Output Current


 $V_{OUTSET} = 3.3V$

 $L = 22\mu H(CLF5030NIT-220M-D)$ $C_{IN} = 4.7\mu F(GCM32DC72A475KE02L)$ $C_L = 44\mu F(GRM21BD71A226ME44L \times 2)$




V_{OUTSET}=5.0V


 $L = 22\mu H(CLF5030NIT-220M-D)$ $C_{IN} = 4.7\mu F(GCM32DC72A475KE02L)$ $C_{L} = 44\mu F(GRM21BD71A226ME44L \times 2)$



(4) FB Voltage vs. Ambient Temperature


(5) Local Regulator Output Voltage vs. Input Voltage







(6) UVLO Voltage vs. Ambient Temperature









(8) Quies cent Current PWM vs. Input Voltage









(10) Oscillation Frequency vs. Ambient temperture

(11) Maximum Duty Cycle vs. Ambient temperture







(12) Lx SW On Resistance vs. Ambient Temperature


(13) PFM Switch Current vs. Input Voltage













(14) Low Side Current Limit vs. Ambient temperture

(15) Current Limit Operation


V_{IN}=24V, V_{OUTSET}=3.3V





(16) Internal Soft-Start Time vs. Ambient temperature


 V_{IN} =24.0V, V_{OUTSET} =3.3V, I_{OUT} =1mA




(17) External Soft-Start Time vs. Ambient temperature


 V_{IN} =24.0V, V_{OUTSET} =3.3V, I_{OUT} =1mA







(18) Over Voltage Protection vs. Ambient Teperature








(20) PG Output Voltage vs. Ambient Teperature




(21) EN Voltage vs. Ambient Temperature

(22) EN "H" Current vs. Ambient temperture

V_{EN/SS}=60V







(23) MODE Voltage vs. Ambient Temperature

(24) MODE "H" Current vs. Ambient temperture

V_{MODE}=5.0V






(25) Start-up Waveform (VIN Rising)

MODE=PWM/PFM Auto


$$\begin{split} V_{\text{IN}} = & 24 \text{V}, V_{\text{OUTSET}} = 5.0 \text{V}, R_{\text{LOAD}} = 5 \text{k}\Omega \\ L &= 22 \mu \text{H} (\text{CLF5030NIT-220M-D}) \\ C_{\text{IN}} &= 4.7 \mu \text{F} (\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} &= 44 \mu \text{F} (\text{GRM21BD71A226ME44L} \times 2) \end{split}$$



(26) Start-up Waveform (EN/SS Rising)

MODE=PWM/PFM Auto


 V_{IN} =24V, V_{OUTSET} =5.0V, R_{LOAD} =5k Ω L = 22 μ H(CLF5030NIT-220M-D) C_{IN} = 4.7 μ F(GCM32DC72A475KE02L) C_{L} = 44 μ F(GRM21BD71A226ME44L x 2)



(27) Shutdown Waveform (EN/SS Falling)


MODE=PWM/PFM Auto

$$\begin{split} &V_{\text{IN}}\text{=}24\text{V}, V_{\text{OUTSET}}\text{=}5.0\text{V}, R_{\text{LOAD}}\text{=}5\text{k}\Omega\\ &L=22\mu\text{H}(\text{CLF5030NIT-220M-D})\\ &C_{\text{IN}}=4.7\mu\text{F}(\text{GCM32DC72A475KE02L})\\ &C_{\text{L}}=44\mu\text{F}(\text{GRM21BD71A226ME44L} \text{ x 2}) \end{split}$$




MODE=PWM

$$\begin{split} V_{\text{IN}} = & 24 \text{V}, V_{\text{CUTSET}} = 5.0 \text{V}, R_{\text{LOAD}} = 5 \text{k}\Omega \\ L &= 22 \mu \text{H} (\text{CLF5030NIT-220M-D}) \\ C_{\text{IN}} &= 4.7 \mu \text{F} (\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} &= 44 \mu \text{F} (\text{GRM21BD71A226ME44L} \ \text{x} \ 2) \end{split}$$




MODE=PWM

 V_{IN} =24V, V_{OUTSET} =5.0V, R_{LOAD} =5k Ω L = 22 μ H(CLF5030NIT-220M-D) C_{IN} = 4.7 μ F(GCM32DC72A475KE02L) C_L = 44 μ F(GRM21BD71A226ME44L x 2)



MODE=PWM


$$\begin{split} V_{\text{IN}} = & 24 \text{V}, V_{\text{OUTSET}} = 5.0 \text{V}, R_{\text{LOAD}} = 5 \text{k} \Omega \\ L &= 22 \mu \text{H} (\text{CLF5030NIT-220M-D}) \\ C_{\text{IN}} &= 4.7 \mu \text{F} (\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} &= 44 \mu \text{F} (\text{GRM21BD71A226ME44L} \ \text{x 2}) \end{split}$$



(28-1) Load Transient Response


MODE=PWM/PFM Auto

$$\begin{split} V_{\text{IN}} = & 12\text{V}, V_{\text{OUTSET}} = 3.3\text{V} \\ L &= 22\mu\text{H}(\text{CLF5030NIT-}220\text{M-D}) \\ C_{\text{IN}} &= 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} &= 44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \text{x}\ 2) \end{split}$$




MODE=PWM/PFM Auto

 $\begin{array}{c} V_{\rm IN} = 12 V, V_{\rm OUTSET} = 3.3 V \\ L = 22 \mu H (CLF5030 NIT-220 M-D) \\ C_{\rm IN} = 4.7 \mu F (GCM32 DC72 A475 KE02 L) \\ C_{\rm L} = 44 \mu F (GRM21 BD71 A226 ME44 L ~~x~2) \end{array}$




MODE=PWM/PFM Auto

$$\begin{split} V_{\text{IN}} = & 24\text{V}, V_{\text{OUTSET}} = 3.3\text{V} \\ \text{L} = & 22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ \text{C}_{\text{IN}} = & 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ \text{C}_{\text{L}} = & 44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \ \text{x} \ 2) \end{split}$$



MODE=PWM/PFM Auto


 $\begin{aligned} &V_{\text{IN}} = 24\text{V}, V_{\text{OUTSET}} = 3.3\text{V} \\ &L = 22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ &C_{\text{IN}} = 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ &C_{\text{L}} = 44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \ \text{x} \ 2) \end{aligned}$



(28-2) Load Transient Response


MODE=PWM/PFM Auto

$$\begin{split} V_{\text{IN}} = & 12\text{V}, V_{\text{OUTSET}} = 5.0\text{V} \\ \text{L} = & 22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ \text{C}_{\text{IN}} = & 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ \text{C}_{\text{L}} = & 44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \text{x} \ 2) \end{split}$$




MODE=PWM/PFM Auto

$$\begin{split} V_{\text{IN}} = & 12\text{V}, V_{\text{OUTSET}} = 5.0\text{V} \\ \text{L} = & 22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ \text{C}_{\text{IN}} = & 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ \text{C}_{\text{L}} = & 44\mu\text{F}(\text{GRM21BD71A226ME44L} \times 2) \end{split}$$




MODE=PWM/PFM Auto

 $\begin{array}{c} V_{\text{IN}}\!\!=\!\!24\text{V}, V_{\text{OUTSET}}\!\!=\!\!5.0\text{V} \\ L=22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ C_{\text{IN}}=4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ C_{\text{L}}=44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \text{x 2}) \end{array}$



MODE=PWM/PFM Auto


 $\begin{array}{c} V_{\text{IN}}{=}24\text{V}, V_{\text{OUTSET}}{=}5.0\text{V} \\ \text{L} = 22\mu\text{H}(\text{CLF5030NIT-220M-D}) \\ C_{\text{IN}} = 4.7\mu\text{F}(\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} = 44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \text{x 2}) \end{array}$



(28-3) Load Transient Response


MODE=PWM

 $\begin{array}{c} V_{\text{IN}} = 12 V, V_{\text{OUTSET}} = 3.3 V \\ L = 22 \mu H (\text{CLF5030NIT-}220 M-D) \\ C_{\text{IN}} = 4.7 \mu F (\text{GCM32DC72A475KE02L}) \\ C_{\text{L}} = 44 \mu F (\text{GRM21BD71A226ME44L} \ \ x \ 2) \end{array}$




MODE=PWM

$$\begin{split} V_{\text{IN}} = & 12 \text{V}, V_{\text{OUTSET}} = 3.3 \text{V} \\ \text{L} = & 22 \mu \text{H}(\text{CLF5030NIT-220M-D}) \\ \text{C}_{\text{IN}} = & 4.7 \mu \text{F}(\text{GCM32DC72A475KE02L}) \\ \text{C}_{\text{L}} = & 44 \mu \text{F}(\text{GRM21BD71A226ME44L} \ \text{x} \ 2) \end{split}$$




MODE=PWM

 $\begin{array}{c} V_{\text{IN}}\!\!=\!\!24V, V_{\text{OUTSET}}\!\!=\!\!3.3V\\ L=22\mu\text{H}(\text{CLF5030NIT-220M-D})\\ C_{\text{IN}}=4.7\mu\text{F}(\text{GCM32DC72A475KE02L})\\ C_{\text{L}}=44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \ \text{x}\ 2) \end{array}$



MODE=PWM


 $\begin{array}{c} V_{IN}\!\!=\!\!24V, V_{OUTSET}\!\!=\!\!3.3V \\ L=22\mu H (CLF5030NIT-220M-D) \\ C_{IN}=4.7\mu F (GCM32DC72A475KE02L) \\ C_{L}=44\mu F (GRM21BD71A226ME44L \ x\ 2) \end{array}$



(28-4) Load Transient Response


MODE=PWM

 $\begin{array}{c} V_{\text{IN}} = 12 V, V_{\text{OUTSET}} = 5.0 V\\ L = 22 \mu H (\text{CLF5030NIT-}220 M-D)\\ C_{\text{IN}} = 4.7 \mu F (\text{GCM32DC72A475KE02L})\\ C_{\text{L}} = 44 \mu F (\text{GRM21BD71A226ME44L} \ \ x \ 2) \end{array}$




MODE=PWM

$$\begin{split} V_{\text{IN}} = & 12 \text{V}, V_{\text{OUTSET}} = 5.0 \text{V} \\ \text{L} = & 22 \mu \text{H}(\text{CLF5030NIT-220M-D}) \\ \text{C}_{\text{IN}} = & 4.7 \mu \text{F}(\text{GCM32DC72A475KE02L}) \\ \text{C}_{\text{L}} = & 44 \mu \text{F}(\text{GRM21BD71A226ME44L} \times 2) \end{split}$$




MODE=PWM

 $\begin{array}{c} V_{\rm IN}\!=\!24V, V_{\rm OUTSET}\!=\!5.0V\\ L=22\mu\text{H}(\text{CLF5030NIT-220M-D})\\ C_{\rm IN}=4.7\mu\text{F}(\text{GCM32DC72A475KE02L})\\ C_{\rm L}=44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \ \text{x}\ 2) \end{array}$



MODE=PWM

 $\begin{array}{c} V_{\rm IN}\!=\!24V, V_{\rm OUTSET}\!=\!5.0V\\ L=22\mu\text{H}(\text{CLF5030NIT-220M-D})\\ C_{\rm IN}=4.7\mu\text{F}(\text{GCM32DC72A475KE02L})\\ C_{\rm L}=44\mu\text{F}(\text{GRM21BD71A226ME44L} \ \ \text{x}\ 2) \end{array}$



■PACKAGING INFORMATION

For the latest package information go to, $\underline{www.torexsemi.com/technical-support/packages}$

PACKAGE	OUTLINE / LAND PATTERN	ERN THERMAL CHARACTERISTICS	
USP-10B	USP-10B PKG	USP-10B Power Dissipation	
HSOP-8N	HSOP-8N PKG	HSOP-8N Power Dissipation	

■ MARKING RULE


1 represents products series

MARK	PRODUCT SERIESIES
5	XC9702*****G


② represents FB Voltage

MARK	VFB(V)	PRODUCT SERIESIES
0	0.75	XC9702A75***-G

USP-10B



HSOP-8N



③ represents Oscillation Frequency

MARK	Oscillation Frequency(MHz)	PRODUCT SERIESIES
1	1.0	XC9702***C**-G

45 represents production lot number

 $01\sim09$, $0A\sim0Z$, $11\sim9Z$, $A1\simA9$, $AA\simAZ$, $B1\sim ZZ$ in order. (G, I, J, O, Q, W excluded)

^{*} No character inversion used.

- 1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
- Applicable export control laws and regulations should be complied and the procedures required
 by such laws and regulations should also be followed, when the product or any information
 contained in this datasheet is exported.
- 4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
- 5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless, Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
- 6. Our products are not designed to be Radiation-resistant.
- Please use the product listed in this datasheet within the specified ranges.
- 8. We assume no responsibility for damage or loss due to abnormal use.
- 9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.